

ATUDEO

FEATURES	DGG, DGV, OR	
 Member of the Texas Instruments Widebus™ Family 		VIEW)
Operates From 1.65 V to 3.6 V		48 10E
 Inputs Accept Voltages to 5.5 V 	1B1 🛛 2	47 🛛 1A1
• Max t _{pd} of 4 ns at 3.3 V	1B2 🛛 3	46 1A2
 Typical V_{OLP} (Output Ground Bounce) <0.8 V 	GND 4	45 GND
at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$	1B3 5	44 1A3
	1B4 6	43 1A4
• Typical V _{OHV} (Output V _{OH} Undershoot) >2 V at V _{CC} = 3.3 V, T _A = 25° C		42 V _{CC}
	1B5 8	41 1A5
 Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 	1B6 [] ⁹ GND [] ¹⁰	40 1A6
3.3-V V _{cc})		39 GND 38 1A7
	1B8 [12	37 1 1A8
 I_{off} Supports Partial-Power-Down Mode Operation 	2B1 [13	36 2A1
•	2B1 1 10 2B2 1 14	35 2A2
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	GND 15	34 GND
-	2B3 16	33 2A3
 Latch-Up Performance Exceeds 250 mA Per JESD 17 	2B4 🛛 17	32 2A4
	V _{CC} 🛛 18	31] V _{CC}
ESD Protection Exceeds JESD 22	2B5 🛛 19	30 2A5
– 2000-V Human-Body Model (A114-A)	2B6 🛛 ²⁰	29 2A6
– 200-V Machine Model (A115-A)	GND 21	28 GND
	2B7 🛛 22	27 2A7
DESCRIPTION/ORDERING	2B8 🛛 ²³	26 2A8
INFORMATION	2DIR 🛛 24	25 2 <u>0E</u>
This 16-bit (dual-octal) noninverting bus transceiver	L	

This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

This device can be used as two 8-bit transceivers or one 16-bit transceiver.

The SN74LVCH16245A is designed for asynchronous communication between data buses. The logic levels of the direction-control (DIR) input and the output-enable (\overline{OE}) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ} .

Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by OE or DIR.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS


SCES495B-OCTOBER 2003-REVISED AUGUST 2006



ORDERING	INFORMATION
ONDENING	

T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	FBGA – GRD	Topo and roal	SN74LVCH16245AGRDR	LDH245A	
	FBGA – ZRD (Pb-free)	Tape and reel	SN74LVCH16245AZRDR	LDH245A	
		Tube	SN74LVCH16245ADL		
	SSOP – DL	Tana and said	SN74LVCH16245ADLR	LVCH16245A	
		Tape and reel	74LVCH16245ADLRG4		
–40°C to 85°C		Taxa and soal	SN74LVCH16245ADGGR		
	TSSOP – DGG	Tape and reel	74LVCH16245ADGGRG4	LVCH16245A	
		Tana and said	SN74LVCH16245ADGVR		
	TVSOP – DGV	Tape and reel	74LVCH16245ADGVRE4	LDH245A	
	VFBGA – GQL	Tana and so t	SN74LVCH16245AGQLR		
	VFBGA – ZQL (Pb-free)	 Tape and reel 	SN74LVCH16245AZQLR	LDH245A	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.






	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 0E
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V _{CC}	V _{CC}	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	V _{CC}	V _{CC}	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 0E

(1) NC - No internal connection

TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)

	1	2	3	4	5	6		
Α	1B1	NC	1DIR	1 <mark>0E</mark>	NC	1A1		
В	1B3	1B2	NC	NC	1A2	1A3		
С	1B5	1B4	V _{CC}	V _{CC}	1A4	1A5		
D	1B7	1B6	GND	GND	1A6	1A7		
Е	2B1	1B8	GND	GND	1A8	2A1		
F	2B3	2B2	GND	GND	2A2	2A3		
G	2B5	2B4	V _{CC}	V _{CC}	2A4	2A5		
н	2B7	2B6	NC	NC	2A6	2A7		
J	2B8	NC	2DIR	2 <mark>0E</mark>	NC	2A8		

(1) NC - No internal connection





FUNCTION TABLE⁽¹⁾ (EACH 8-BIT SECTION)

CONTRO	L INPUTS	OUTPUT C	IRCUITS	OPERATION
OE	OE DIR A P		B PORT	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
н	Х	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os always are active.

LOGIC DIAGRAM (POSITIVE LOGIC)





To Seven Other Channels

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range		-0.5	6.5	V	
VI	Input voltage range ⁽²⁾	ge range $^{(2)}$ nge applied to any output in the high-impedance or power-off state $^{(2)}$ nge applied to any output in the high or low state $^{(2)}(^3)$ p current $V_1 < 0$ mp current $V_0 < 0$ s output current s s current through each V_{CC} or GND DGG package DGV package DL package GQL/ZQL package			V	
Vo	Voltage range applied to any output in the I	nge applied to any output in the high-impedance or power-off state ⁽²⁾ nge applied to any output in the high or low state ⁽²⁾⁽³⁾ p current $V_1 < 0$ mp current $V_0 < 0$ s output current				
Vo	Voltage range applied to any output in the I	e range ⁽²⁾ ge applied to any output in the high-impedance or power-off state ⁽²⁾ ge applied to any output in the high or low state ⁽²⁾⁽³⁾ current $V_1 < 0$ up current $V_0 < 0$ output current current through each V_{CC} or GND PGG package DGV package DL package GQL/ZQL package GRD/ZRD package		V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V ₁ < 0		-50	mA	
I _{OK}	Output clamp current	V ₀ < 0		-50	mA	
I _O	Continuous output current		±50	mA		
	Continuous current through each V _{CC} or GI		±100	mA		
		DGG package		70		
		DGV package		58		
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		63	°C/W	
		GQL/ZQL package		42		
			36			
T _{stg}	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating" conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. (2)

(3) The value of V_{CC} is provided in the recommended operating conditions table.
 (4) The package thermal impedance is calculated in accordance with JESD 51-7.

SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES495B-OCTOBER 2003-REVISED AUGUST 2006

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
	Current current and	Operating	1.65	3.6	V
V _{CC}	Supply voltage	Data retention only	1.5		v
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		
V _{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage	· · · ·	0	5.5	V
\/	Output uskana	High or low state	0	V _{CC}	V
Vo	Output voltage	3-state	3-state 0		
		V _{CC} = 1.65 V		-4	
	Lich lovel output ourrent	V _{CC} = 2.3 V		-8	mA
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	ШA
		$V_{CC} = 3 V$		-24	
		V _{CC} = 1.65 V		4	
		V _{CC} = 2.3 V		8	mA
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	ШA
		$V_{CC} = 3 V$		24	l.
$\Delta t / \Delta v$	Input transition rise or fall rate	·		5	ns/V
T _A	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾	MAX	UNIT	
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} – 0.2			
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
V _{OH}	$I_{OH} = -8 \text{ mA}$	2.3 V	1.7		V		
	I _{OH} = -12 mA	2.7 V	2.2		v		
		$I_{OH} = -12 \text{ IIIA}$	3 V	2.4			
		$I_{OH} = -24 \text{ mA}$	3 V	2.2			
Ve		I _{OL} = 100 μA	1.65 V to 3.6 V		0.2		
		I _{OL} = 4 mA	1.65 V		0.45		
V _{OH} V _{OL} II Control inputs II I(hoid) A or B port Iog(³⁾ Icc C _i Control inputs	I _{OL} = 8 mA	2.3 V		0.7	V		
	I _{OL} = 12 mA	2.7 V		0.4			
	/OH /OL Control inputs (hold) A or B port off DZ ⁽³⁾ CC CC CC Ci Control inputs	I _{OL} = 24 mA	3 V		0.55		
I _I	Control inputs	$V_1 = 0 \text{ to } 5.5 \text{ V}$	3.6 V		±5	μA	
		V ₁ = 0.58 V	1.65.1/	15			
		V _I = 1.07 V	1.65 V	-15			
		V ₁ = 0.7 V	2.3 V	45			
I _{I(hold)}	A or B port	V _I = 1.7 V	2.3 V	-45		μA	
		V ₁ = 0.8 V	2.1/	75			
		V ₁ = 2 V	3 V	-75			
		$V_1 = 0$ to 3.6 V ⁽²⁾	3.6 V		±500		
I _{off}		$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0		±10	μA	
$I_{OZ}^{(3)}$		$V_{O} = 0 V \text{ or } (V_{CC} \text{ to } 5.5 V)$	2.3 V to 3.6 V		±5	μA	
		$V_1 = V_{CC} \text{ or } GND$	2.6.1/		20		
CC		$\frac{1}{3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{(4)}} I_{\text{O}} = 0$	3.6 V		20	μA	
ΔI_{CC}		One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	2.7 V to 3.6 V		500	μA	
Ci	Control inputs	$V_{I} = V_{CC} \text{ or } GND$	3.3 V	5		pF	
Cio	A or B port	$V_{O} = V_{CC}$ or GND	3.3 V	7.5		pF	

 All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 This is the bus-hold maximum dynamic current required to switch the input from one state to another.
 For the total leakage current in an I/O port, consult the I_{I(hold)} specification for the input voltage condition 0 V < V_I < V_{CC}, and the I_{OZ} specification for the input voltage conditions V_I = 0 V or V_I = V_{CC} to 5.5 V. The bus-hold current, at input voltage greater than V_{CC}, is negligible.

(4) This applies in the disabled state only.

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	_		V _{CC} = 1.8 V ± 0.15 V		V_{CC} = 2.5 V \pm 0.2 V		2.7 V	V_{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1.5	7.1	1	4.5	1	4.7	1	4	ns
t _{en}	OE	A or B	1.5	8.9	1	5.6	1.5	6.7	1.5	5.5	ns
t _{dis}	OE	A or B	1.5	11.9	1	6.8	1.5	7.1	1.5	6.6	ns
t _{sk(o)}										1	ns

SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES495B-OCTOBER 2003-REVISED AUGUST 2006


Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER			V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
C	Power dissipation capacitance	Outputs enabled	f = 10 MHz	36	36	40	pF
Cpd	per transceiver	Outputs disabled		3	3	4	рг

SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES495B-OCTOBER 2003-REVISED AUGUST 2006

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Ω = 50 Ω.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - D. The outputs are measured one at a time, with one transition per
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. $t_{PLH} \, \text{and} \, t_{PHL}$ are the same as $t_{pd}.$
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com

3-Dec-2012

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
74LVCH16245ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVCH16245ADGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVCH16245ADGVRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVCH16245ADLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVCH16245ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVCH16245ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVCH16245ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVCH16245ADLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVCH16245ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVCH16245AGQLR	OBSOLETE	BGA MICROSTAR JUNIOR	GQL	56		TBD	Call TI	Call TI	
SN74LVCH16245AGRDR	OBSOLETE	BGA MICROSTAR JUNIOR	GRD	54		TBD	Call TI	Call TI	
SN74LVCH16245AZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	
SN74LVCH16245AZRDR	ACTIVE	BGA MICROSTAR JUNIOR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.



www.ti.com

3-Dec-2012

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH16245ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74LVCH16245ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVCH16245ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVCH16245AZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1
SN74LVCH16245AZRDR	BGA MI CROSTA R JUNI OR	ZRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

10-Oct-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH16245ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCH16245ADGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74LVCH16245ADLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74LVCH16245AZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	333.2	345.9	28.6
SN74LVCH16245AZRDR	BGA MICROSTAR JUNIOR	ZRD	54	1000	333.2	345.9	28.6

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



GRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Falls within JEDEC MO-205 variation DD.

D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Falls within JEDEC MO-205 variation DD.

D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated